• P V S Rao

      Articles written in Proceedings – Section A

    • A modified gating logic to improve the speed of operation of double rank counters

      B K Basu P V S Rao

      More Details Abstract Fulltext PDF

      The speed of operation of double rank counters can be increased by a suitable modification of the gating logic now being used. The improvement in speed, predicted on theoretical grounds, has been experimentally verified. The prescribed logic enables the use of both the ranks of the counter to advantage, one rank counting in the normal, and the other in the reverse fashion.

    • Cathode-ray display of digital computer outputs

      P V S Rao

      More Details Abstract Fulltext PDF

      A system in which the output of a digital computer is displayed as an arbitrary character on a memotron tube is described. Two sequences of pulses, each consisting of 25 pulses equally spaced in time, each either positive or negative, and all of equal magnitude, are applied to X and Y counters. Each pulse either increases or decreases the contents of the counters by one. The digital data in each counter are then converted to analog data which is applied to the deflection plates of the tube. Eight types of basic lines are traced on the screen and the characters are built out of these basic lines by continuously tracing them one after another in the proper sequence. Details of linking the system with an existing computer are described. Some advantages of the system are: (a) it does not involve any critical and complicated adjustments, (b) the shape of characters can be easily changed, (c) the operation of the system is mainly digital, and (d) the character is written as a continuous trace.

    • A four-transistor peak detector read-out system for digital magnetic surface recording systems

      M G Bidnurkar J G Nemivant P V S Rao

      More Details Abstract Fulltext PDF

      Straightforward amplitude threshold read-out systems fail at low packing densities in non-return-to-zero recording systems. Several elaborate systems have been designed as a remedy. The present circuit is a very much simplified version which operates satisfactorily, using the regenerative action within a flip-flop to detect the change in current polarity occurring at the peak in a voltage differentiator.

    • A fast circuit module for digital systems

      M N Cooper P V S Rao

      More Details Abstract Fulltext PDF

      This paper describes anAnd-or-Invert module developed for theOldap computer designed and being built at the Tata Institute of Fundamental Research. To obtain the maximum speed out of available transistors, the circuit makes use of antisaturation and anti-cut-off techniques. The effect of different components on the transient response of the circuit is described. Detailed results of DC tolerance analysis and noise margins are included. The module which uses only indigenous components should be useful in any general digital system where speed is an important requirement.

  •  

© 2021-2022 Indian Academy of Sciences, Bengaluru.