• Simultaneous optimization of the area, wirelength and TSVs in a 3D IC design

    • Fulltext


        Click here to view fulltext PDF

      Permanent link:

    • Keywords


      Sequence pair (SP); very large scale integrated circuit (VLSI); 3D-IC; TSVs PSO; floorplanning; MCNC; GSRC.

    • Abstract


      The technology of a three-dimensional integrated circuit (3D-IC) is an emerging approach for improving performance. In comparison to a standard 2-D IC design, which arranges all of the devices on a single planar layer, a 3D-IC stacking of many tiers enables more devices to be placed close together, resulting in a significant area and wirelength reduction. Designing a 3D-IC introduces an extra parameter to be considered while assigning a layer to any circuit component where different layers are connected Through Silicon Vias. Inthis paper, we have applied the Parallel-PSO approach to optimize the area, wirelength of the layout and the number of TSVs to connect the different layers simultaneously. The results are obtained and compared with the benchmark circuits available with MCNC and GSRC.

    • Author Affiliations



      1. Department of Electronics and Telecommunication Engineering, G. H. Raisoni College of Engineering and Management, Pune 412207, India
      2. Department of Electronics and Communication Engineering, Birla Institute of Technology, Ranchi 835215, India
    • Dates

  • Sadhana | News

    • Editorial Note on Continuous Article Publication

      Posted on July 25, 2019

      Click here for Editorial Note on CAP Mode

© 2023-2024 Indian Academy of Sciences, Bengaluru.