Resolution-independent fully differential SCI-based SAR ADC architecture using six unit capacitors
KALPANA G BHAT T LAXMINIDHI M S BHAT
Click here to view fulltext PDF
Permanent link:
https://www.ias.ac.in/article/fulltext/sadh/045/0184
A resolution-independent successive approximation register (SAR) analog to digital converter (ADC) architecture based on a switched capacitor integrator is presented. Digital to analog converter (DAC) architecture uses charge sharing and integration principle for reference generation, using only six unit capacitorsfor a fully differential version. A 10-bit, 1.8-V and 0.9-MS/s SAR ADC is designed in 180-nm CMOS process. ADC architecture is area efficient when compared with SAR ADC with a binary weighted capacitor array DAC. The architecture is largely parasitic insensitive, also programmable resolution is possible with no hardwareoverhead.
KALPANA G BHAT1 T LAXMINIDHI M S BHAT
Volume 45, 2020
All articles
Continuous Article Publishing mode
Click here for Editorial Note on CAP Mode
© 2021-2022 Indian Academy of Sciences, Bengaluru.