FPGA implementation of fractional-order discrete memristor chaotic system and its commensurate and incommensurate synchronisations
ANITHA KARTHIKEYAN KARTHIKEYAN RAJAGOPAL
Click here to view fulltext PDF
Permanent link:
https://www.ias.ac.in/article/fulltext/pram/090/01/0014
A new fourth-order memristor chaotic oscillator is taken to investigate its fractional-order discrete synchronisation. The fractional-order differential model memristor system is transformed to its discrete model and the dynamic properties of the fractional-order discrete system are investigated. A new method for synchronising commensurate and incommensurate fractional discrete chaotic maps are proposed and validated. Numerical results are established to support the proposed methodologies. This method of synchronisation can be applied for any fractional discrete maps. Finally the fractional-order memristor system is implemented in FPGA to show that thechaotic system is hardware realisable.
ANITHA KARTHIKEYAN1 2 KARTHIKEYAN RAJAGOPAL1 2
Volume 96, 2022
All articles
Continuous Article Publishing mode
Click here for Editorial Note on CAP Mode
© 2021-2022 Indian Academy of Sciences, Bengaluru.