• FPGA implementation of fractional-order discrete memristor chaotic system and its commensurate and incommensurate synchronisations

    • Fulltext

       

        Click here to view fulltext PDF


      Permanent link:
      https://www.ias.ac.in/article/fulltext/pram/090/01/0014

    • Keywords

       

      Memristor; discretisation; fractional order; synchronisation; field programmable gate arrays

    • Abstract

       

      A new fourth-order memristor chaotic oscillator is taken to investigate its fractional-order discrete synchronisation. The fractional-order differential model memristor system is transformed to its discrete model and the dynamic properties of the fractional-order discrete system are investigated. A new method for synchronising commensurate and incommensurate fractional discrete chaotic maps are proposed and validated. Numerical results are established to support the proposed methodologies. This method of synchronisation can be applied for any fractional discrete maps. Finally the fractional-order memristor system is implemented in FPGA to show that thechaotic system is hardware realisable.

    • Author Affiliations

       

      ANITHA KARTHIKEYAN1 2 KARTHIKEYAN RAJAGOPAL1 2

      1. Department of Electrical and Communication Engineering, University of Technology, Lae, Papua New Guinea
      2. Center for Nonlinear Dynamics, Defence University, Bishoftu, Ethiopia
    • Dates

       
  • Pramana – Journal of Physics | News

    • Editorial Note on Continuous Article Publication

      Posted on July 25, 2019

      Click here for Editorial Note on CAP Mode

© 2017-2019 Indian Academy of Sciences, Bengaluru.