Construction of a reconfigurable dynamic logic cell
K Murali Sudeshna Sinha William L Ditto
Click here to view fulltext PDF
Permanent link:
https://www.ias.ac.in/article/fulltext/pram/064/03/0433-0441
We report the first experimental realization of all the fundamental logic gates, flexibly, using a chaotic circuit. In our scheme a simple threshold mechanism allows the chaotic unit to switch easily between behaviours emulating the different gates. We also demonstrate the combination of gates through a half-adder implementation.
K Murali1 Sudeshna Sinha2 William L Ditto3
Volume 97, 2023
All articles
Continuous Article Publishing mode
Click here for Editorial Note on CAP Mode
© 2022-2023 Indian Academy of Sciences, Bengaluru.