



Low power flipped voltage follower current mirror with improved input output impedances

NARSAIAH DOMALA^{1,2,*} and G SASIKALA¹

¹ECE Department, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology (Deemed to be University), Chennai, Tamil Nadu, India

²ECE Department, Lords Institute of Engineering and Technology, Hyderabad, India
e-mail: vtd462@veltech.edu.in; gsasikala@veltech.edu.in

MS received 8 October 2020; revised 16 June 2021; accepted 25 June 2021

Abstract. High performance sub-volt current mirror are widely used in building mixed-mode low power VLSI systems. The performance of current mirror is decided by its key parameters which includes large operating range, low input compliance voltage, wide swing, large bandwidth along with very low input and very high output resistances. In this paper, a design of high performance low power current mirror is shown. The proposed current mirror is based on flipped voltage follower which enables the current mirror to work at low voltage. For improvement in input output resistance the proposed current mirror is employed with super transistor and super cascode stage. The current mirroring with minimum error is achieved till 1mA with power dissipation in the range of micro watt. The achieved bandwidth is 2.1 GHz along with low input and high output resistances as 0.407 ohm and 50 giga ohm, respectively. The process corner, temperature analysis and noise analysis of the proposed current mirror is also shown in this paper. The complete analysis is done using HSpice on 0.18 um technology at a dual supply voltage of 0.5 V.

Keywords. Current mirror; flipped voltage follower; super transistor; super cascode; input output resistance.

1. Introduction

Current mirror is a circuit which generates the output as a replica of input current at a high impedance node so as to avoid the constant current irrespective of type of load. Its uses can be seen in many applications, like current amplification, comparator design, filtering, as a level shifter, etc. [1, 2]. Current mirror with wide operating range, large bandwidth, low input and high output resistances are some of the key requirements. The simplest widely used configuration is cascode current mirror which provides high output impedance and better accuracy but at the expense of decreased voltage swing and large supply voltage which is not suitable for low voltage low power applications. Being a core block of analog circuits, its efficiency directly affects any IC performance. In this regard, a number of techniques have been reported in literatures which make the current mirror to work efficiently at reduced supply [3]. For example, few highly cited current mirror circuits based on: bulk-driven [4–6], floating gate [7–9], quasi-floating gate [10–13] and bulk-driven quasi-floating gate [14–16] can be easily found in literature. The contributions made were on removal of threshold voltage from the input signal path through auxiliary input and improvement in performance

parameters by tuning the input transistor's transconductance as it inversely affects the input resistance and directly affects the bandwidth. However, these types of techniques require special fabrication steps. At present the cell called flipped voltage follower (FVF) [17] is extensively being used to solve the performance issues faced at low supply voltage. Basically FVF is a cascode amplifier with a negative feedback. Compared to conventional voltage follower, the FVF configuration provides very low output impedance which can be used as an input in a current mirror design. Also the supply voltage required for its operation is very low. FVF application in design of analog circuits low voltage current mirrors reported in literature can be found in [18–28].

In this paper, a FVF based current mirror design is proposed which has wide bandwidth with very low input impedance and extremely high output impedance. The current mirroring is carried via FVF block. However, for improvement of current mirror's input and output resistance, the configuration called super transistor [29, 30] is utilized both at the input and output section. This resulted in input resistance lesser than an ohm whereas output impedance in range of mega ohms. Further improvement in output resistance is achieved via super cascode stage [21] which boosts the impedance level from mega ohms to tens of giga ohms. The paper is presented as follows: section 2

*For correspondence
Published online: 17 July 2021

discusses in short the basic understanding of FVF cell. Section 3 briefs about the proposed current mirror design followed with simulation results in section 4. Finally, the conclusions are presented in section 5.

2. Flipped voltage follower

The voltage follower, a common drain configuration (shown in figure 1(a)) also named as source follower is widely used as voltage buffer in analog designs. Under no body effect consideration, the output follows the input voltage with a DC level shift of one gate-source voltage drop, i.e., $V_{out} = V_{in} - V_{gs,M1}$. The desired characteristics of voltage follower are high input and relatively low output resistance, high bandwidth and large swing. However, in most of the analog designs the output resistance of conventional voltage follower is sufficient not low enough to meet the requirements. The output resistance of the voltage follower is given as $1/gm_1$ where gm_1 is the transconductance of transistor M_1 . Moreover, as the sourcing and sinking capabilities are different the slew rate observed is non-symmetrical in nature. The possible solution reported in literature is the cell called flipped voltage follower (FVF) [17] as shown in figure 1(b). The configuration is basically a cascode with a shunt feedback due to which the output resistance seen in this configuration compared to its conventional design is relatively very low, approximately gets reduced by a factor of $gm_1 r_{o1}$ (usually ranges in tens of ohms). The effective output resistance for the FVF is given as $1/gm_2 gm_1 r_{o1}$ where gm_i and r_{oi} are the transconductance and output resistance of transistor M_i respectively. Besides this the cell offers high current sinking capability, low supply requirement, wide bandwidth and low static power




Figure 1. (a) Conventional Voltage follower (common Drain); (b) Flipped voltage follower (FVF).

dissipation. The brief on working of FVF can be found in [17].

3. Proposed current mirror

This section details about the complete implementation of the proposed current mirror along with its operation.

Any efficient current mirror includes its definition in terms of its enhanced parameters governing the performance. These parameters include high accuracy in current transfer, low compliance voltage, very low input and very high output resistances, and wide bandwidth. The conventional FVF current mirror circuit is shown in Figure 2. The FVF current mirror consists of four N-channel MOS transistors (M_1 - M_4) where transistor M_3 and current source I_{B1} forms a negative feedback due to which a low impedance node is seen at the drain of transistor M_1 [17, 31]. The low impedance node here is fed with the input current I_{in} . The current flowing into M_3 is held constant due to current source I_{B1} . Any variation in the input current is sensed by the transistor M_1 and accordingly produces suitable change in its V_{gs} which modulates the output current (I_{out}). The constant DC voltage V_{bias} is to maintain M_3 and M_4 in saturation regime. The FVF current mirror works at low supply, and possess low input and high output resistance. Performing routing small-signal analysis gives the input and output resistances of the FVF current mirror as $(1/gm_1 gm_3 r_{o3})$ and $(gm_4 r_{o4} r_{o2})$ respectively where gm_i and r_{oi} denote the transconductance and output resistance of related transistor. However, the input (output) impedance level is not low (high) enough to fulfill the requirements in many of analog circuits. To fulfill these gaps the current mirror




Figure 2. Conventional FVF current mirror.

proposed uses super transistor configuration [30] in the input as well to the output section. Super transistor creates a local negative feedback loop which helps in modulating the resistance level. The proposed FVF current mirror employing super transistor configurations is shown in figure 3.

As seen in the input section, the transistors M_3 , M_7 and M_8 with the help of DC current sources I_{B4} and I_{B5} forms super transistor configuration. Here transistor M_7 and M_8 along with M_3 creates a local negative feedback loop which reduces the resistance seen at the drain of M_1 to a very low value. The input resistance compared to conventional FVF is further reduced here is by a factor of $(g_{m1}r_0)^2$. Similarly, in the output section transistors M_4 , M_5 and M_6 along with DC current sources I_{B2} and I_{B3} forms a super transistor configuration resulting in increased output resistance by a factor of $(g_{m1}r_0)^2$ compared to FVF current mirror. The resulting low input and high output resistances increases the performance of FVF current mirror. Further increment in output resistance of proposed current mirror is done via super cascode structure [21] which provides an additional multiplying factor of $(g_{m1}r_0)^2$. The super cascode stage is implemented using transistor M_9 and M_{10} where M_{10} is driven by the drain potential of M_4 via the inverting amplifier realized using M_9 and I_{B7} . This inverting amplifier stage provides the additional gain-boosting which significantly boost the impedance level. In summary, the total resistance seen at the output is approximately $(g_{m1}r_0)^4$ times higher than conventional FVF current mirror.

3.1 Small signal analysis

The symbols used in analysis matches with standard spice model parameters of MOS transistors and have their usual meaning. All the MOS transistors are assumed to be working in saturation region.

3.1a *Input resistance:* The small signal model for calculating the input resistance ($R_{in,prop.}$) of the proposed current mirror is shown in figure 4.

At node 2

$$i_{in} + g_{m3}V_{72} + \frac{V_1 - V_2}{r_{03}} + \frac{V_8 - V_2}{r_{08}} - g_{m8}V_2 = g_{m1}V_1 + \frac{V_2}{r_{01}} \quad (1)$$

also

$$i_{in} = \frac{V_2}{r_{01}} + \left(g_{m1} + \frac{1}{R_1}\right)V_1 + \frac{V_8}{R_5} \quad (2)$$

At node 8

$$\frac{V_8}{R_5} = g_{m8}V_2 + \frac{V_2 - V_8}{r_{08}} \quad (3)$$

Simplifying (3)

$$\frac{V_8}{R_5} = \frac{g_{m8}r_{08}}{r_{08} + R_5}V_2 \quad (4)$$

At node 1

$$\frac{V_1}{R_1} = -g_{m3}V_{72} - \frac{V_1 - V_2}{r_{03}} \quad (5)$$




Figure 3. Proposed FVF current mirror.




Figure 4. Small signal model for calculating input resistance.

Simplifying (5)

$$V_1 = g_{m3}(R_1//r_{03})(V_2 - V_7) \quad (6)$$

At node 7

$$\frac{V_7}{R_4} + g_{m7}V_8 + \frac{V_7}{r_{07}} = 0 \quad (7)$$

Simplifying (7)

$$V_7 = -g_{m7}(R_4//r_{07})V_8 \quad (8)$$

From (6) & (8)

$$V_1 = g_{m3}(R_1//r_{03})(V_2 + g_{m7}(R_4//r_{07})V_8) \quad (9)$$

Simplifying (9)

$$V_1 = g_{m3}g_{m7}g_{m8}(R_1//r_{03})(R_4//r_{07})(R_5//r_{08})V_2 \quad (10)$$

From (2) & (10)

$$i_{in} = \frac{V_2}{r_{01}} + \left(g_{m1} + \frac{1}{R_1}\right)V_1 + \frac{g_{m8}r_{08}}{r_{08} + R_5}V_2 \quad (11)$$

Since $g_{m1}r_{01} \gg 1$

$$i_{in} \approx g_{m1}g_{m3}g_{m7}g_{m8}(R_1//r_{03})(R_4//r_{07})(R_5//r_{08})V_2 \quad (12)$$

Simplifying (12)

$$R_{in} = \frac{V_2}{i_{in}} \approx \frac{1}{g_{m1}g_{m3}g_{m7}g_{m8}(R_1//r_{03})(R_4//r_{07})(R_5//r_{08})} \quad (13)$$

For an ideal current source, $R_1 = R_4 = R_5 = \infty$

$$R_{in,prop.} \approx \frac{1}{g_{m1}(g_{m3}r_{03})(g_{m7}r_{07})(g_{m8}r_{08})} \quad (14)$$

From (14), it can be observed that a decrement in the input resistance by $(g_{mi}r_{oi})^2$ times compared to conventional FVF current mirror is achieved using super transistor configuration.

3.1b Output resistance: The small signal model for calculating the output resistance ($R_{out,prop.}$) of the proposed current mirror is shown in figure 5.

At node 10

$$i_{out} = g_{m10}V_9 + \frac{V_{10} - V_3}{r_{10}} \quad (15)$$

At node 3

$$V_3 = \left(i_{out} + g_{m4}V_{53} + \frac{V_4 - V_3}{r_{04}} - g_{m6}V_3 + \frac{V_6 - V_3}{r_{06}}\right)r_{02} \quad (16)$$

At node 4

$$g_{m4}V_{53} + \frac{V_4 - V_3}{r_{04}} + \frac{V_4}{R_6} = 0 \quad (17)$$

Simplifying (17)

$$g_{m4}V_5 - g_{m4}V_3 - \frac{V_3}{r_{04}} + \frac{V_4}{r_{04}/R_6} = 0 \quad (18)$$

Since $g_{m1}r_{01} \gg 1$

$$g_{m4}V_5 - g_{m4}V_3 + \frac{V_4}{r_{04}/R_6} = 0 \quad (19)$$

Simplifying (19)




Figure 5. Small signal model for calculating output resistance.

$$V_4 = -g_{m4}(r_{04} // R_6)V_{53} \quad (20)$$

Similarly, at node 6

$$-g_{m6}V_3 + \frac{V_6 - V_3}{r_{06}} + \frac{V_6}{R_3} = 0 \quad (21)$$

Solving (21)

$$V_6 = g_{m6}(r_{06} // R_3)V_3 \quad (22)$$

At node 5

$$g_{m5}V_6 + \frac{V_5}{r_{05}} + \frac{V_5}{R_2} = 0 \quad (23)$$

Simplifying (23)

$$V_5 = -g_{m5}(r_{05} // R_2)V_6 \quad (24)$$

From (22) & (24)

$$V_{53} = -g_{m5}g_{m6}(r_{05} // R_2)(r_{06} // R_3)V_3 \quad (25)$$

From (20) & (25)

$$V_4 = g_{m4}g_{m5}g_{m6}(r_{04} // R_6)(r_{05} // R_2)(r_{06} // R_3)V_3 \quad (26)$$

At node 9

$$g_{m9}V_4 + \frac{V_9}{r_{09}} + \frac{V_9}{R_7} = 0 \quad (27)$$

Simplifying (27)

$$V_9 = -g_{m9}(r_{09} // R_7)V_4 \quad (28)$$

From (26) & (28)

$$V_9 = -g_{m4}g_{m5}g_{m6}g_{m9}(r_{04} // R_6)(r_{05} // R_2)(r_{06} // R_3)(r_{09} // R_7)V_3 \quad (29)$$

Since $g_m r_0 \gg 1$

$$V_{93} = -g_{m4}g_{m5}g_{m6}g_{m9}(r_{04} // R_6)(r_{05} // R_2)(r_{06} // R_3)(r_{09} // R_7)V_3 \quad (30)$$

From (15), (16), (22), (25), (26) & (30)

$$i_{out} = -g_{m4}g_{m5}g_{m6}g_{m9}g_{m10}(r_{04} // R_6)(r_{05} // R_2)(r_{06} // R_3)(r_{09} // R_7)i_{out}r_{02} + \frac{V_{10} - i_{out}r_{02}}{r_{10}} \quad (31)$$

Since $g_m r_0 \gg 1$

$$g_{m4}g_{m5}g_{m6}g_{m9}g_{m10}(r_{04} // R_6)(r_{05} // R_2)(r_{06} // R_3)(r_{09} // R_7)r_{02}i_{out} = \frac{V_{10}}{r_{10}} \quad (32)$$

Simplifying (32)

$$R_{out} = \frac{V_{10}}{i_{out}} \approx g_{m4}g_{m5}g_{m6}g_{m9}g_{m10}(r_{04} // R_6)(r_{05} // R_2)(r_{06} // R_3)(r_{09} // R_7)r_{10}r_{02} \quad (33)$$

For an ideal current source, $R_2 = R_3 = R_6 = R_7 = \infty$

$$R_{out,prop.} \approx (g_{m4}r_{04})(g_{m5}r_{05})(g_{m6}r_{06})(g_{m9}r_{09})(g_{m10}r_{10})r_{02} \quad (34)$$

From (34), due to super transistor an increment in the output resistance by $(g_{mi}r_{0i})^2$ times compared to conventional FVF current mirror can be seen possible through

super transistor which further gets enhanced by $(g_{mi}r_{oi})^2$ through super cascode.

3.1c *Frequency response*: The frequency response is a function of its gain and feedback capacitance. The small-signal model for calculating current gain of the proposed current mirror is shown in figure 6. Here, the output conductance is neglected. Also the C_{gd} effects are neglected in comparison to C_{gs} of saturation mode transistors.

At node 2

$$i_{in} - g_{m3}V_2 = g_{m1}V_1 + sC_{gs3}V_2 \quad (35)$$

At node 1

$$-g_{m3}V_2 + s(C_{gs1} + C_{gs2})V_1 = 0 \quad (36)$$

From (35) & (36)

$$i_{in} = (g_{m3} + sC_{gs3}) \frac{s(C_{gs1} + C_{gs2})}{g_{m3}} V_1 + g_{m1}V_1 \quad (37)$$

Simplifying (37)

$$i_{in} = \frac{C_{gs3}(C_{gs1} + C_{gs2})}{g_{m3}} \left(s^2 + \frac{g_{m3}}{C_{gs3}}s + \frac{g_{m1}g_{m3}}{C_{gs3}(C_{gs1} + C_{gs2})} \right) V_1 \quad (38)$$

At node 4

$$i_{out} = g_{m4}V_{53} \quad (39)$$

At node 3

$$g_{m4}V_{53} = sC_{gs4}V_{35} + g_{m6}V_3 + sC_{gs6}V_3 + g_{m2}V_1 \quad (40)$$

Simplifying (40)

$$(g_{m4} + sC_{gs4})V_{53} = (g_{m6} + sC_{gs6})V_3 + g_{m2}V_1 \quad (41)$$

At node 6

$$g_{m6}V_3 = sC_{gs5}V_6 \quad (42)$$

Simplifying (42)

$$V_3 = \frac{sC_{gs5}}{g_{m6}} V_6 \quad (43)$$

At node 5

$$g_{m5}V_6 = sC_{gs4}V_{35} \quad (44)$$

Simplifying (44)

$$V_6 = \frac{sC_{gs4}}{g_{m5}} V_{35} \quad (45)$$

From (41), (43) & (45)

$$(g_{m4} + sC_{gs4})V_{53} = (g_{m6} + sC_{gs6}) \left(\frac{sC_{gs5}}{g_{m6}} \right) \left(\frac{sC_{gs4}}{g_{m5}} \right) V_{35} + g_{m2}V_1 \quad (46)$$

Simplifying (46)

$$V_{53} = \frac{g_{m2}g_{m5}g_{m6}}{C_{gs4}C_{gs5}C_{gs6} \left(\frac{g_{m4}g_{m5}g_{m6}}{C_{gs4}C_{gs5}C_{gs6}} + s \frac{g_{m5}g_{m6}}{C_{gs5}C_{gs6}} + s^2 \frac{g_{m6}}{C_{gs6}} + s^3 \right)} V_1 \quad (47)$$

From (39) & (47)

$$i_{out} = \frac{g_{m2}g_{m4}g_{m5}g_{m6}}{C_{gs4}C_{gs5}C_{gs6} \left(s^3 + \frac{g_{m6}}{C_{gs6}}s^2 + \frac{g_{m5}g_{m6}}{C_{gs5}C_{gs6}}s + \frac{g_{m4}g_{m5}g_{m6}}{C_{gs4}C_{gs5}C_{gs6}} \right)} V_1 \quad (48)$$

From (38) & (48)




Figure 6. Small signal model for calculating current gain.

$$A_I = \frac{i_{out}}{i_{in}} = \frac{g_{m2}g_{m4}g_{m5}g_{m6}g_{m3}}{C_{gs4}C_{gs5}C_{gs6}C_{gs3}(C_{gs1} + C_{gs2})\left(s^3 + \frac{g_{m6}}{C_{gs6}}s^2 + \frac{g_{m5}g_{m6}}{C_{gs5}C_{gs6}}s + \frac{g_{m4}g_{m5}g_{m6}}{C_{gs4}C_{gs5}C_{gs6}}\right)\left(s^2 + \frac{g_{m3}}{C_{gs3}}s + \frac{g_{m1}g_{m3}}{C_{gs3}(C_{gs1}+C_{gs2})}\right)} \quad (49)$$

Simplifying (49)

$$A_I = \frac{g_{m2}g_{m3}g_{m4}g_{m5}g_{m6}/(C_{gs1} + C_{gs2})C_{gs3}C_{gs4}C_{gs5}C_{gs6}}{\left(s^3 + \frac{g_{m6}}{C_{gs6}}s^2 + \frac{g_{m5}g_{m6}}{C_{gs5}C_{gs6}}s + \frac{g_{m4}g_{m5}g_{m6}}{C_{gs4}C_{gs5}C_{gs6}}\right)\left(s^2 + \frac{g_{m3}}{C_{gs3}}s + \frac{g_{m1}g_{m3}}{C_{gs3}(C_{gs1}+C_{gs2})}\right)} \quad (50)$$

Table 1. W and L of MOS transistors used in the proposed current mirror.

Transistors	W (um)	L (um)	Transistors	W (um)	L (um)
M1	25	0.24	M6	5	0.24
M2	25	0.24	M7	0.24	0.24
M3	5	0.24	M8	5	0.24
M4	5	0.24	M9	2	0.24
M5	0.24	0.24	M10	5	0.24

Supply=± 0.5V, Vbias=0.5V, IB1=IB6=IB7=10uA, IB2-IB5=20uA




Figure 7. Current transfer characteristic of the proposed current mirror for input current ranging from 0 to 1 mA.

The equation (50) is the current gain (transfer function) of the proposed current mirror circuit. The proposed current mirror is inherently stable since $\frac{g_{m6}}{C_{gs6}} > \frac{g_{m4}}{C_{gs4}}$.




Figure 8. Error in current transfer characteristic of the proposed current mirror.




Figure 9. Frequency response for bandwidth calculation of the proposed current mirror.




Figure 10. Input resistance of the proposed current mirror.




Figure 13. Process corner analysis of frequency response.




Figure 11. Output resistance of the proposed current mirror.




Figure 14. Temperature analysis of current transfer error ratio.




Figure 12. Process corner analysis of current transfer error ratio.




Figure 15. Temperature analysis of frequency response.




Figure 16. Monte Carlo (100 runs) of current transfer characteristic.




Figure 19. Monte Carlo (100 runs) of output resistance.




Figure 17. Monte Carlo (100 runs) of frequency response.




Figure 20. Noise versus L.




Figure 18. Monte Carlo (100 runs) of input resistance.




Figure 21. Noise versus input current.

Table 2. Comparison of parameters of the proposed current mirror with FVF current mirrors.

Parameters	[22]	[23]	[24]	[25]	[26]	[27]	[28]	This work
Input current range (uA)	–	300	300	0-440	0-100	1000	0-200	0-1000
Input compliance voltage (V)	145m	58m	58m	52m	39.6m	–	–	0.3m
Current transfer error (%)	–	0.02	0.28	1.71	0.6	0.16	0.22	0.38
Input resistance (ohm)	–	13.3	12.8	21.43	496	68.3	130	0.407
Output resistance (ohm)	200M	34.3G	39.5G	1.14G	1M	10.5G	9.5G	50G
Bandwidth (Hz)	40M	210M	216M	6.17G	181M	402M	2.7G	2.1GHz
Noise ($\mu A/\sqrt{Hz}$)	6.9	–	4.97	–	–	7.8	–	3.1
Supply (V)	1.2	1	1	1	0.9	1	0.8	± 0.5
Power (uW)	–	42.5	42.5	916.65	154	110	79.33	156
Technology (um)	CMOS 2	TSMC 0.18	TSMC 0.18	TSMC 0.18	0.18	0.18	0.18	0.18

4. Simulation results

The proposed current mirror circuit shown in figure 3 is simulated in 0.18 um technology at ± 0.5 V supply with the help of HSpice simulator. The device dimension of transistors and other assumed parameters for circuit simulations are listed in table 1. The selection of input bias currents is to ensure lower V_{in} and offset in the circuit. The channel length of the transistors is kept at its minimum value.

The current transfer characteristic of the proposed current mirror ranging from 0 to 1 mA is shown in figure 7 and the corresponding current copying error as percentage is shown in figure 8.

The error is minimum at high input current, i.e., the curve varies from 10% for low input current and further decreases to less than 1% when input current reaches to milli ampere range. The frequency response, input resistance and output resistance plots are shown in figures 9 to 11, respectively. The proposed current mirror's bandwidth is found as 2 GHz as shown in figure 9. As expected from the small-signal analysis, the input and output resistances are very low and extremely high value respectively. The input resistance is found to be below one ohm, i.e., 0.407 ohm (shown in figure 10) whereas the output resistance is 50 giga ohm (shown in figure 11).

The robustness of proposed current mirror circuit against environmental variations is shown with the help of process corner analysis and temperature variation. The circuit is simulated on three different process corners, namely Slow, Typical and Fast. The variation in output current to input current at these process corners as a percentage in current transfer error ratio is shown in figure 12 and also its impact on bandwidth is shown in figure 13.

For temperature analysis, the proposed current mirror is simulated for temperatures ranging from -25°C to 75°C at the steps of 25°C . The percentage error in current transfer at these temperatures is shown in figure 14 whereas the effect of varying temperature on frequency response is shown in figure 15. It can be observed that the proposed current mirror operates within acceptable range in whole design space. Further the Monte Carlo runs against channel length

variation is performed by applying 5% mismatch in the channel length with the help of Gaussian distribution. The Monte Carlo (100 runs) has been performed on DC and AC responses of proposed current mirror shown in figures 16 to 19 where it can be observed that the manufacturing process does not have significant degeneration in the mentioned specifications. So, the structure of the proposed FVF current mirror has a good stability under the mismatch analysis.

Current mirrors being commonly used in high frequency analog circuits, its low noise operation is one of the important parameter. During noise analysis for the conventional and proposed FVF current mirror, the input and output noise levels are normalized with respect to square root of the noise bandwidth.

The total output noise as a function of varying channel length is shown in figure 20 and also the impact of input current in noise is shown in figure 21. As seen noise performance of proposed circuit is comparable to that of conventional FVF current mirror.

The complete simulated HSpice results of the proposed current mirror are shown in table 2 and also compared with recently reported low power, FVF current mirrors.

5. Conclusion

A low voltage high performance efficient current mirror design in terms of input and output resistances has been presented and verified through HSpice 0.18 um simulation results. The current mirroring transistors were configured as flipped voltage follower structure which made it to operate with better accuracy at dual supply of 0.5 volt. For parameter improvement in terms of input and output resistances, the super transistor stage was used both at the input and output section. Moreover, for further boosting of output impedance in giga ohm range the super cascode configuration was used. Simulations showed improvement compared to other previously reported works. The low voltage low power current mirror having wide bandwidth with enhanced input output resistance favors its application

as a building block in low-voltage high-speed mixed-mode VLSI systems.

References

- [1] Akbari M, Javid A and Hashemipour O 2014 A high input dynamic range, low voltage cascode current mirror and enhanced phase-margin folded cascode amplifier. In: *Proceedings of the Iranian Conference on Electrical Engineering*, pp. 77–81
- [2] Chavoshisani R and Hashemipour O 2011 A high-speed current conveyor based current comparator. *Microelectron. Journal*. 42: 28–32
- [3] Khateb F, Bay S, Dabbous A and Vlassis S 2013 A Survey of Non-Conventional Techniques for Low-voltage Low-power Analog Circuit Design. *Radioengineering*. 22: 415–427
- [4] Blalock B J and Allen P E 1995 A low-voltage, bulk-driven MOSFET current mirror for CMOS technology. In: *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1972–1975
- [5] Zhang X and El-Masry E 2004 A regulated body-driven CMOS current mirror for low-voltage applications. *IEEE Transactions on Circuits and Systems II: Express Briefs*. 51: 571–577
- [6] Aggarwal B, Gupta M and Gupta A K 2013 Analysis of low voltage bulk-driven self-biased high swing cascode current mirror. *Microelectronics Journal*. 44: 225–235
- [7] Sharma S, Rajput S S, Mangotra L K and Jamuar S S 2006 FG MOS current mirror: behavior and bandwidth enhancement. *Analog Integrated Circuits and Signal Processing*. 46: 281–286
- [8] Manhas P S, Sharma S, Pal K, Mangotra L K and Jamwal K K S 2008 High performance FG MOS-based low voltage current mirror. *Indian Journal of Pure and Applied Physics*. 46: 355–358
- [9] Gupta M, Srivastava R and Singh U 2014 Low voltage high performance FG MOS based Wilson current mirror, In: *Proceedings of the International Conference on Signal Processing and Integrated Networks*, pp. 565–570
- [10] Lopez-Martin A J, Ramirez-Angulo J, Carvajal R G and Algueta J M 2008 Compact class AB CMOS current mirror. *Electronics Letters*. 44: 1335–1336
- [11] Esparza-Alfaro F, Lopez-Martin A J, Ramirez-Angulo J and Carvajal R G 2012 Low-voltage highly-linear class AB current mirror with dynamic cascode biasing. *Electronics Letters*. 48: 1336–1338
- [12] Raj N, Singh A K and Gupta A K 2014 Low power high output impedance high bandwidth QFG MOS current mirror. *Microelectronics Journal*. 45: 1132–1142
- [13] Esparza-Alfaro F, Lopez-Martin A J, Carvajal R G and Ramirez-Angulo J 2014 Highly linear micropower class AB current mirrors using Quasi-Floating Gate transistors. *Microelectronics Journal*. 45: 1261–1267
- [14] Raj N, Singh A K and Gupta A K 2014 Low-voltage bulk-driven self-biased cascode current mirror with bandwidth enhancement. *Electronics Letters*. 50: 23–25
- [15] Raj N, Singh A K and Gupta A K 2016 Low voltage high output impedance bulk-driven quasi-floating gate self-biased high-swing cascode current mirror. *Circuit System and Signal Processing*. 35: 2683–2703
- [16] Raj N, Singh A K and Gupta A K 2016 Low voltage high performance bulk-driven quasi-floating gate self-biased cascode current mirror. *Microelectronics Journal*. 52: 124–133
- [17] Carvajal R G, Ramirez-Angulo J, Lopez-Martin A J, Torralba A, Galan J A G, Carlosena A and Chavero F M 2005 The flipped voltage follower: a useful cell for low-voltage low-power circuit design. *IEEE Transactions on Circuits and Systems I: Regular Papers*. 52: 1276–1291
- [18] Peluso V, Steyaert M and Sansen W 1999 Design of Low-Voltage Low-Power Sigma-Delta A/D Converters. Kluwer, MA Boston
- [19] Rijns J F 1993 54 MHz switched-capacitor video channel equalizer. *Electronics Letters*. 29: 2181–2182
- [20] Prodanov V I and Green M M 1996 CMOS current mirrors with reduced input and output voltage requirements. *Electronics Letters*. 32: 104–105
- [21] Torralba A, Carvajal R G, Ramirez-Angulo J and Munoz E 2002 Output stage for low supply voltage high-performance CMOS current mirrors. *Electronics Letters*. 38: 1528–1529
- [22] Ramirez-Angulo J, Carvajal R G and Torralba A 2004 Low supply voltage high-performance CMOS current mirror with low input and output voltage requirements. *IEEE Transactions on Circuits and Systems II: Express Briefs*. 51: 124–129
- [23] Azhari S, Baghtash H F and Monfaredi K 2011 A novel ultra-high compliance, high output impedance low power very accurate high performance current mirror. *Microelectronics Journal*. 42: 432–439
- [24] Bastan Y, Hamzehil E and Amiri P 2016 Output impedance improvement of a Low Voltage Low Power Current mirror based on body driven technique. *Microelectronics Journal*. 56: 163–170
- [25] Aggarwal B, Gupta M, Gupta A K and Sangal A 2016 A new low voltage level-shifted FVF current mirror with enhanced bandwidth and output resistance. *International Journal of Electronics*. 103: 1759–1775
- [26] Safari L and Minaei S 2017 A low-voltage low-power resistor-based current mirror and its applications. *Journal of Circuit System and Computers*. 26: 175–180
- [27] Doreyatim M S, Akbari M and Nazari M 2019 A low-voltage gain boosting-based current mirror with high input/output dynamic range. *Microelectronics Journal*. 90: 88–95
- [28] Bchir M, Aloui I and Hassen N 2020 A bulk-driven quasi-floating gate FVF current mirror for low voltage, low power applications. *Integration*. 74: 45–54
- [29] Martinez-Heredia J M and Torralba A 2011 Enhanced source-degenerated CMOS differential transconductor. *Microelectronics Journal*. 42: 396–402
- [30] Safari L and Azhari S J 2013 A novel wide band super transistor based voltage feedback current amplifier. *International Journal of Electronics and Communication*. 67: 624–631
- [31] Hassen N and Gabbouj H 2011 Low voltage high performance current mirrors: application to linear voltage to current converter. *International Journal of Circuit Theory and Application*. 39: 47–60