



# Short-channel drain current model for asymmetric heavily/lightly doped DG MOSFETs

PRADIPTA DUTTA<sup>1,\*</sup>, BINIT SYAMAL<sup>2</sup>, KALYAN KOLEY<sup>3</sup>, ARKA DUTTA<sup>3</sup> and C K SARKAR<sup>3</sup>

<sup>1</sup>School of Technology, Electronics and Telecommunication Engineering, KIIT University, Bhubaneswar 751 024, India

<sup>2</sup>School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore

<sup>3</sup>Nano Device Simulation Lab, Department of Electronics and Communication Engineering, Jadavpur University, Kolkata 700 032, India

\*Corresponding author. E-mail: cr\_dutta@yahoo.co.com

MS received 25 August 2015; revised 6 March 2017; accepted 6 April 2017; published online 29 July 2017

**Abstract.** The paper presents a drain current model for double gate metal oxide semiconductor field effect transistors (DG MOSFETs) based on a new velocity saturation model that accounts for short-channel velocity saturation effect independently in the front and the back gate controlled channels under asymmetric front and back gate bias and oxide thickness. To determine the front and the back-channel velocity saturation, drain-induced barrier lowering is evaluated by effective gate voltages at the front and back gates obtained from surface potential at the threshold condition after considering symmetric and asymmetric front and back oxide thickness. The model also incorporates surface roughness scattering and ionized impurity scattering to estimate drain current for heavily/lightly doped channel for short-channel asymmetric DG MOSFET and a good agreement has been achieved with TCAD simulations, with a relative error of around 3–7%.

**Keywords.** Asymmetric double gate; drain current; drain-induced barrier lowering; velocity saturation; drain saturation voltage.

**PACS Nos** 05.60.cd; 02.30.Em; 02

## 1. Introduction

Shrinking down metal oxide semiconductor field effect transistors (MOSFETs) is a good practice for semiconductor industry to achieve higher packing density and better circuit performance. But down-scaling has some disadvantages also. These small scaled devices suffer from various types of short channel effects like velocity saturation, drain-induced barrier lowering (DIBL), gate-induced drain leakage (GIDL), threshold voltage roll-off, etc. Compared to bulk MOSFETs, DG MOSFETs provide superior electrostatic control over channel which provide low short channel effect, 60 mV/dec sub-threshold swing, lower output conductance and higher drive current [1–6]. It also improves the performance of logic [7–9] as well as analog applications [10–12]. Previously, various types of drain current models of DG MOSFETs have been demonstrated but they are not so much impressive. Brews [13] demonstrated charge sheet approximation technique for the development of drain


current model of bulk MOSFET using Pao-Sah's double integral method based on gradual channel approximation (GCA) technique. However, the charge sheet model cannot capture volume inversion characteristics of DG MOSFETs in the subthreshold regime [14]. Lu and Taur [15] showed a surface potential-based analytical drain current model of undoped or lightly doped symmetric and asymmetric DG MOSFETs based on GCA without considering charge sheet approximation technique. However, to observe some unfavourable effects like mobility degradations and random microscopic fluctuations for a doped channel, consideration of depletion charge in Poisson's equation is also required. Compact models only with depletion charge are not attractive as it is only valid in subthreshold regime and cannot capture strong inversion characteristics [16–19]. As one moves to the short-channel regime, accurate modelling of the mobility degradation due to velocity saturation effects is needed as reported in [20,21]. Drain current in ID-DG MOSFETs after considering both the depletion

and inversion charges is reported in [22] while most of the other models consider only the inversion charges or the depletion charges [23–28]. A surface potential-based drain current model for doped/undoped ID-DG MOSFETs is reported in [29] but it cannot address the short-channel effects.

In this paper, we report a surface potential-based analytical model for short-channel DG MOSFETs with asymmetric front and back gate bias and oxide thickness for both lightly and heavily doped silicon channel scenarios. For simplicity, the quantum mechanical effects that are dominant for channel thicknesses below 20 nm have not been included. First, drain current expression based on the Pao-Sah’s double integration method for a long-channel DG MOSFET is obtained from 1D Poisson’s equation based on an iterative approach. Then, the model is extended for short-channel devices under the effective gate voltages based on the threshold voltage to include DIBL effect in the subthreshold region. The threshold voltage for short-channel asymmetric DG MOSFET is derived from the surface potential solution obtained from the 2D Poisson’s equation based on the iterative approach [30]. Also the mobility model based on velocity saturation, surface roughness scattering and ionized impurity scattering are implemented for both the front and back channel and a good agreement has been achieved with the simulated results from Sentaurus TCAD for a wide variation of doping concentrations, back gate voltages and other structural parameters.

## 2. Drain current model for short-channel devices

The cross-section of the asymmetric MOSFET is shown in figure 1 where  $x$  ( $0 \leq x \leq t_{Si}$ ) and  $y$  ( $0 \leq y \leq L$ ) denote the coordinates along the thickness of the silicon film and the length of the channel respectively.



**Figure 1.** Cross-sectional view of a short-channel asymmetric DG MOSFET.

where  $N_a$  denotes the channel doping concentration,  $\epsilon_{Si}$  is the silicon permittivity,  $V_T = KT/q$  is the thermal voltage and  $V$  is the channel voltage that varies from 0 at the source end to  $V_{ds}$  at the drain end. The boundary conditions at the front and back surfaces of the DG MOSFET can be obtained by applying the Gauss law as

$$\epsilon_{Si} \left. \frac{d\phi}{dx} \right|_{x=0} = -\epsilon_{Si} E_{sf} = \epsilon_{ox} \frac{\phi_{sf} - (V_{gf} - V_{ffb})}{t_{oxf}} \quad (2a)$$

$$\epsilon_{Si} \left. \frac{d\phi}{dx} \right|_{x=t_{Si}} = -\epsilon_{Si} E_{sb} = \epsilon_{ox} \frac{(V_{gb} - V_{bfb}) - \phi_{sb}}{t_{oxb}}, \quad (2b)$$

where  $\phi_{sf}$  ( $\phi_{sb}$ ),  $V_{gf}$  ( $V_{gb}$ ) and  $V_{ffb}$  ( $V_{bfb}$ ) are the surface potential, gate voltage and flat band voltage at the front (back) gate respectively. The front and back surface potentials at source  $V = 0$  and drain ends  $V = V_{ds}$  are obtained from [29] using second-order solution. Following our model as reported in [29], the drain current in asymmetric heavily doped long-channel DG MOSFET can be expressed in terms of the front and back surface potentials  $\phi_{sf}$  and  $\phi_{sb}$  at the source and drain end as

$$I_{ds} = \frac{\mu W \epsilon_{Si}}{L} \left[ \begin{array}{l} -\frac{t_{Si}\alpha}{2} - \frac{qN_a t_{Si} V_T}{\epsilon_{Si}} \left[ e^{\left(\frac{-2\phi_F - V_{ds}}{V_T}\right)} - e^{\left(\frac{-2\phi_F}{V_T}\right)} \right] \\ + \frac{C_{oxf}}{\epsilon_{Si}} \left[ V_{gf}\phi_{sf} - \frac{\phi_{sf}^2}{2} \right] + \frac{C_{oxb}}{\epsilon_{Si}} \left[ V_{gb}\phi_{sb} - \frac{\phi_{sb}^2}{2} \right] \\ + 2V_T \left[ \frac{C_{oxf}\phi_{sf}}{\epsilon_{Si}} + \frac{C_{oxb}\phi_{sb}}{\epsilon_{Si}} \right] - \frac{2qN_a t_{Si}}{\epsilon_{Si}} \left[ 2V_T e^{\frac{-\phi_{sb}}{V_T}} + \phi_{sb} \right] \end{array} \right] \Bigg|_{\alpha_0, \phi_{sf0}, \phi_{sb0}}^{\alpha_L, \phi_{sfL}, \phi_{sbL}}, \quad (3)$$

Based on the gradual channel approximation (GCA), the channel potential along the  $x$  direction can be obtained by solving the 1D Poisson–Boltzmann equation with the depletion charge, inversion charge and the hole charge as shown in (1)

$$\frac{d^2\phi}{dx^2} = \frac{qN_a}{\epsilon_{Si}} \left[ 1 + e^{\frac{\phi - (2\phi_F + V)}{V_T}} - e^{-\frac{\phi}{V_T}} \right], \quad (1)$$

where  $\mu = 1417 \text{ cm}^2/\text{V}\cdot\text{s}$  is the low-field bulk mobility and  $C_{oxf(b)}$  is the front (back) gate oxide capacitance. By scaling down the channel length, eq. (3) does not provide satisfactory result for which developing a drain current model for a short-channel asymmetric DG MOSFET by including all the probable charges is highly required. To incorporate short-channel effect in drain current modelling, we need to find out the virtual source,

the point along the channel near the source side where the potential becomes minimum. The position of the virtual source varies between the two gates depending on the gate voltages applied to the terminals. If same gate voltages are applied to the front and the back gates, minimum potential is obtained at the middle of the device thickness. In asymmetric condition, virtual source moves towards opposite direction of a gate terminal having higher gate voltage compared to the other terminal. According to our electrostatic potential model in [29],  $l$  is the normalized value of  $x$  and the minimum potential,  $\phi_{\min}(l, y = 0)$  is obtained by solving  $d\phi(l, y = 0)/dl|_{l=l_{\min}} = 0$ . Considering first-order solution, one can obtain an approximate model of electrostatic potential along the channel thickness in terms of the back surface potential from which  $l_{\min}$  is defined as

$$l_{\min} = \sqrt{\frac{2\epsilon_{\text{Si}}(\phi_{\text{sf}0} - \phi_{\min})}{qN_a t_{\text{Si}}^2 \left[ 1 + e^{\frac{(\phi_{\min} - 2\phi_{\text{F}})}{V_{\text{T}}}} - e^{-\frac{\phi_{\min}}{V_{\text{T}}}} \right]}}. \quad (4)$$

To model short-channel drain current, different second-order effects have to be incorporated as shown in the following subsections.

### 2.1 Drain-induced barrier lowering

Drain-induced barrier lowering effect plays an important role in the subthreshold region for short-channel asymmetric DG MOSFET. By increasing the drain voltage, a significant field penetration occurs from the drain to the source and as a result, the potential barrier at the source side decreases with the increment of drain voltage. In this model, DIBL effect is included by applying

$$\phi_{\text{s}0_{\text{th}}} = \frac{2\phi_{\text{F}} - \frac{1}{1 - e^{-\frac{2\lambda L}{t_{\text{Si}}}}} \left[ \left\{ V_{\text{ds}} - V_{\text{bi}} \left( e^{-\frac{\lambda L}{t_{\text{Si}}}} - 1 \right) \right\} e^{\frac{\lambda(y_{\min} - L)}{t_{\text{Si}}}} + \left\{ V_{\text{bi}} \left( 1 - e^{-\frac{\lambda L}{t_{\text{Si}}}} \right) - V_{\text{ds}} e^{-\frac{\lambda L}{t_{\text{Si}}}} \right\} e^{-\frac{\lambda y_{\min}}{t_{\text{Si}}}} \right]}{\left[ 1 + \frac{1}{1 - e^{-\frac{2\lambda L}{t_{\text{Si}}}}} \left( e^{\frac{\lambda(y_{\min} - L)}{t_{\text{Si}}}} + e^{-\frac{\lambda y_{\min}}{t_{\text{Si}}}} \right) \left( e^{-\frac{\lambda L}{t_{\text{Si}}}} - 1 \right) \right]}. \quad (9)$$

effective front and back gate voltages with a subsequent increase in the front and the back surface potentials at the source and the drain ends for an asymmetric DG MOSFET defined by eqs (5a) and (5b) [31]. However, this increment is linearly dependent on gate bias in the subthreshold region and less in the strong inversion region to hold model accuracy.

$$V_{\text{gf}}^{\text{L}} = \frac{1}{\alpha\beta} \log[1 + \alpha\beta\gamma \exp[\beta(V_{\text{gf}} - V_{\text{th}}^{\text{L}})] + \exp[\alpha\beta(V_{\text{gf}} - V_{\text{th}}^{\text{L}})]] \quad (5a)$$

$$V_{\text{gb}}^{\text{L}} = \frac{1}{\alpha\beta} \log[1 + \alpha\beta\gamma \exp[\beta(V_{\text{gb}} - V_{\text{th}}^{\text{L}})] + \exp[\alpha\beta(V_{\text{gb}} - V_{\text{th}}^{\text{L}})]]]. \quad (5b)$$

Here  $\alpha$  controls the transition from below to above the threshold,  $\beta$  controls the slope of the subthreshold characteristics,  $\gamma$  controls the magnitude of the subthreshold current and  $V_{\text{th}}^{\text{L}}$  is the threshold voltage for short-channel DG MOSFET defined from our previous work [30]. The values of  $\alpha$ ,  $\beta$  and  $\gamma$  for channel length  $L = 45$  nm are considered as 1.38, 5.6 and 7.8 respectively to obtain smoothness of the graph in the subthreshold region. To determine the threshold voltage, the 2D Poisson's equation can be written as the sum of 1D Poisson's equation and 2D Laplace equation as follows:

$$\phi(x, y) = \phi_{\text{1D}}(x) + \phi_{\text{2D}}(x, y), \quad (6)$$

where  $\phi_{\text{1D}}(x)$  and  $\phi_{\text{2D}}(x, y)$  are obtained from [29] and [30] respectively.

$$\phi_{\text{2D}}(x, y) = \left[ \cos\left(\frac{\lambda x}{t_{\text{Si}}}\right) + A \sin\left(\frac{\lambda x}{t_{\text{Si}}}\right) \right] \times \left[ C_0 e^{\frac{\lambda(y-L)}{t_{\text{Si}}}} + C_1 e^{-\frac{\lambda y}{t_{\text{Si}}}} \right]. \quad (7)$$

The parameters  $C_0$ ,  $C_1$  and  $\lambda$  are defined in [30]. To obtain the minimum point  $y = y_{\min}$ , potential expression (7) is differentiated with respect to  $y$  and making it to zero, the following relation is obtained:

$$y_{\min} = \frac{L}{2} + \frac{t_{\text{Si}}}{2\lambda} \log\left(\frac{C_1}{C_0}\right). \quad (8)$$

To determine threshold voltage, minimum front surface potential  $\phi_{\min}(0)$  is made equal to  $2\phi_{\text{F}}$ , i.e.  $\phi_{\text{s}0_{\text{th}}} + \phi_{\text{2Dmin}}(0) = 2\phi_{\text{F}}$ . Applying this condition,  $\phi_{\text{s}0_{\text{th}}}$  is defined as [30]

With the help of boundary condition (2a) and 1D front surface potential at the threshold condition, threshold voltage  $V_{\text{th}}$  for an asymmetric heavily doped DG MOSFET is defined as [30]

$$V_{\text{th}}^{\text{L}} = V_{\text{ffb}} + \phi_{\text{s}0_{\text{th}}} + \left(\frac{\epsilon_{\text{Si}}}{C_{\text{oxf}}}\right) E_{\text{sf}}. \quad (10)$$

### 2.2 Velocity saturation model

For modelling velocity saturation effects in asymmetric DG structure, one need to visualize the effects of both

the front and back gates on the drain saturation voltage. Thus, we have to define two separate drain saturation voltages  $V_{ds\_sat}^f$  and  $V_{ds\_sat}^b$  corresponding to the front and back surface potentials. The front and back surface charge densities can be expressed as [20]

$$V_{ds\_sat}^{f/b} = \left( -Q_{seff}^{f/b} / C_{ox,f/b} \right) \frac{v}{v_{sat} - Q_{seff}^{f/b} \frac{\mu_{eff}}{2LC_{ox,f/b}}}, \quad (11a)$$

where

$$Q_{seff}^{f/b} = Q_s^{f/b} - 2V_T C_{ox,f/b} \frac{v_{sat}}{v_{sat} - V_T \frac{\mu_{eff}}{L}},$$

$v_{sat}$  is the saturated electron velocity and  $\mu_{eff}$  is the effective mobility. The surface charges  $Q_s^f$  and  $Q_s^b$  can be obtained from the electric field at the front and back gates. The smooth variation of the drain voltage at the transition of  $V_{ds\_sat}^{f/b}$  can be effectively expressed as in [31]

$$V_{ds\_eff\_frnt(back)} = V_{ds\_sat}^{f/b} - V_{ds\_sat}^{f/b} \frac{\log \left( 1 + e^{A(1 - V_{ds} / V_{ds\_sat}^{f/b})} \right)}{\log(1 + e^A)}, \quad (11b)$$

where  $A$  is a fitting parameter.

### 2.3 Channel length modulation (CLM)

The channel length modulation effects can be incorporated by considering the Gaussian Box in the saturation region as depicted in [32]. However, in asymmetric structure, due to different values of  $V_{sat}^f$  and  $V_{sat}^b$ , we consider two adjacent Gaussian Boxes as shown in figure 2 where the interface corresponds to the minimum potential as calculated in the previous section. In this procedure, we can obtain two different values of saturation region lengths, namely  $\Delta L_1$  and  $\Delta L_2$ . Following [32], one can obtain  $\Delta L_1$  and  $\Delta L_2$  as


$$\Delta L_{1(2)} = l_{1(2)} \ln \left[ \frac{V_{ds\_eff\_frnt(back)} - V_{sat}^{f/b}}{l_{1(2)} \xi_{1(2)}} + \sqrt{\left( \frac{V_{ds\_eff\_frnt(back)} - V_{sat}^{f/b}}{l_{1(2)} \xi_{1(2)}} \right)^2 + 1} \right], \quad (12a)$$

where the lengths

$$l_1 = \sqrt{\frac{\epsilon_{Si}}{\epsilon_{oxf}}} t_{oxf} t_{Si} l_{min}$$

and

$$l_2 = \sqrt{\frac{\epsilon_{Si}}{\epsilon_{oxb}}} t_{oxb} t_{Si} (1 - l_{min})$$



**Figure 2.** Proposed velocity saturation model for asymmetric DG MOSFET showing two Gaussian Boxes corresponding to the front and back gates based on the minimum channel potential at  $l_{min}$ .

are the front and back gate characteristic lengths respectively. One issue arises at this point whether to calculate the surface potential values at the front and back with different  $V_{ds\_eff}$  as should be the case. This is because the effective voltages at the left end of the Gaussian Boxes in the velocity saturation regions are  $V_{sat}^f$  and  $V_{sat}^b$  as shown in figure 2. Due to coupling effects between the gates, it is not possible to compute surface potential values at different drain ends at the front and back channels. Thus, we made an assumption where the surface potential values are calculated at an equivalent drain voltage  $V_{ds\_equiv}$  and not at  $V_{ds\_eff\_frnt}$  and  $V_{ds\_eff\_back}$  where  $V_{ds\_equiv}$  can be expressed as

$$V_{ds\_equiv} = -\frac{1}{2} \left( \frac{Q_{seff}^f}{C_{oxf}} + \frac{Q_{seff}^b}{C_{oxb}} \right) \times \frac{v_{sat}}{v_{sat} - \frac{\mu_{eff}}{4L} \left( \frac{Q_{seff}^f}{C_{oxf}} + \frac{Q_{seff}^b}{C_{oxb}} \right)}. \quad (12b)$$

All the short-channel effects are computed with the effective drain voltages  $V_{ds\_eff\_frnt}$  and  $V_{ds\_eff\_back}$ . With this assumption, a good agreement with device simulation results has been obtained.

### 2.4 Mobility models

The mobility in MOSFETs depends mainly on the phonon scattering, ionized impurity scattering and surface roughness scattering. Apart from these factors, the mobility also degrades due to the velocity saturation effects in the short-channel devices. Thus, the effective mobility due to the former factors can be expressed from the Matthiessen's rule as

$$\frac{1}{\mu_{eff}} = \frac{1}{\mu} + \frac{1}{\mu_{srs}} + \frac{1}{\mu_{iis}}, \quad (13)$$

where  $\mu_{srs}$  is the mobility due to surface roughness scattering and  $\mu_{iis}$  is due to the ionized impurity scattering. In our model, at room temperature and for the low doped channel,  $\mu_{iis}$  is not a significant component.  $\mu_{srs}$  in the

front and back channel at  $T = 300$  K can be expressed from the model by Nishida and Sah [33] as follows:

$$\mu_{\text{srs\_frnt}} = 7.95 \times 10^{10} / (E_{\text{sf}})^{1.31} \quad (14a)$$

$$\mu_{\text{srs\_back}} = 7.95 \times 10^{10} / (-E_{\text{sb}})^{1.31}, \quad (14b)$$

where  $E_{\text{sf}}/E_{\text{sb}}$  are having values greater than  $1 \times 10^6$  V/cm. Apart from surface roughness scattering, the presence of impurity ions also results in randomly deflected electrons and holes that result in mobility degradation. The mobility degradation due to ionized impurity scattering can be expressed as reported in [33],

$$\mu_{\text{iis}} = 90(1 + (2.0 \times 10^{18}/N_a)(T/300)), \quad (15)$$

where  $N_a$  is the channel doping concentration. After calculating effective mobility from (13), the longitudinal electric field-dependent mobility [20] at the front and back gates can be incorporated as shown in (16) and (17)

$$\mu_{\text{frnt}} = \frac{\mu_{\text{eff\_frnt}}}{\left[1 + \left(\frac{\mu_{\text{eff\_frnt}}}{v_{\text{sat}}} \frac{V_{\text{ds\_sat}}^f}{(L - \Delta L_1)}\right)^{n_m}\right]^{\frac{1}{n_m}}} \quad (16)$$

$$\mu_{\text{back}} = \frac{\mu_{\text{eff\_back}}}{\left[1 + \left(\frac{\mu_{\text{eff\_back}}}{v_{\text{sat}}} \frac{V_{\text{ds\_sat}}^b}{(L - \Delta L_2)}\right)^{n_m}\right]^{\frac{1}{n_m}}}, \quad (17)$$


where  $v_{\text{sat}} \approx 7 \times 10^6$  cm/s is the saturation velocity and  $n_m$  is the fitting parameter. Thus, the short-channel drain current in asymmetric heavily doped DG MOSFET at the effective front and back gate voltages defined by eqs (5a) and (5b) can be expressed as the sum of the front current  $I_{\text{ds\_frnt}}$  and back current  $I_{\text{ds\_back}}$  as shown in (18) and (19) where

$$I_{\text{ds\_frnt}} = \frac{\mu_{\text{frnt}} W \epsilon_{\text{Si}}}{L - \Delta L_1} \left[ \begin{array}{l} -\frac{l_{\text{min}} t_{\text{Si}} \alpha}{2} + \frac{C_{\text{oxf}}}{\epsilon_{\text{Si}}} [(V_{\text{gf}} + 2V_{\text{T}}) \phi_{\text{sf}}] \\ -\frac{C_{\text{oxf}} \phi_{\text{sf}}^2}{2\epsilon_{\text{Si}}} - \frac{2q N_a l_{\text{min}} t_{\text{Si}}}{\epsilon_{\text{Si}}} \left[ 2V_{\text{T}} \left( e^{\frac{-2\phi_{\text{sb}}}{V_{\text{T}}}} + \phi_{\text{sb}} \right) \right] \end{array} \right] \Bigg|_{\alpha_0, \phi_{\text{sf}0}, \phi_{\text{sb}0}}^{\alpha_L, \phi_{\text{sf}L}, \phi_{\text{sb}L}} \quad (18)$$

$$I_{\text{ds\_back}} = \frac{\mu_{\text{back}} W \epsilon_{\text{Si}}}{L - \Delta L_2} \left[ \begin{array}{l} -\frac{(1-l_{\text{min}}) t_{\text{Si}} \alpha}{2} + \frac{C_{\text{oxb}}}{\epsilon_{\text{Si}}} [(V_{\text{gb}} + 2V_{\text{T}}) \phi_{\text{sb}}] \\ -\frac{C_{\text{oxb}} \phi_{\text{sb}}^2}{2\epsilon_{\text{Si}}} - \frac{2q N_a (1-l_{\text{min}}) t_{\text{Si}}}{\epsilon_{\text{Si}}} \left[ 2V_{\text{T}} \left( e^{\frac{-2\phi_{\text{sb}}}{V_{\text{T}}}} + \phi_{\text{sb}} \right) \right] \end{array} \right] \Bigg|_{\alpha_0, \phi_{\text{sf}0}}^{\alpha_L, \phi_{\text{sb}L}} \quad (19)$$

### 3. Results and discussion


In this section, the  $I_{\text{d}}-V_{\text{ds}}$  characteristics will be discussed for asymmetric channel operation with heavily/lightly doped channel. The width  $W$  is fixed at  $1 \mu\text{m}$  and the metal gate work function is fixed at  $4.61$  eV unless otherwise specified. Based on our proposed model of channel length modulation as shown




**Figure 3.** Channel length shortening  $\Delta L_1$  and  $\Delta L_2$  for heavily doped asymmetric DG MOSFET with varying channel thicknesses.

in figure 2, two different mathematical models of  $\Delta L_1$  and  $\Delta L_2$  are shown in figures 3 and 4 for different values of channel doping and thicknesses. It is evident that the channel length modulation effect is more sensitive to drain-to-source voltage for higher values of thickness or gate voltage. The channel length dependence of the drain saturation voltage at the front and back gates are shown in figure 5 for a heavily doped channel. The variation of the drain saturation voltage with channel length is prominent for higher gate voltages, i.e. for strong inversion regime. For asymmetric DG operation with higher channel lengths, the gate terminal with a higher voltage will experience a higher drain saturation voltage and thus may pose a serious challenge for analog circuit designers. As the proposed model is


based on division of the channel into front and back parts along the minimum potential contour, an accurate prediction of  $l_{\text{min}}$  is necessary as is shown in figure 6. The variation of  $l_{\text{min}}$  with respect to varying front gate voltage at a fixed back bias is shown where the absolute relative error between the proposed model and numerical simulation is within 4%. The drain current for heavily and lightly doped channel is plotted in figures 7 and 8 respectively with mobility depending only on the




**Figure 4.** Channel length shortening  $\Delta L_1$  and  $\Delta L_2$  for lightly doped asymmetric DG MOSFET with varying channel thicknesses.




**Figure 5.** Front and back channel drain saturation voltages for heavily doped asymmetric DG MOSFET as a function of channel length.



**Figure 6.**  $I_{min}$  as a function of front gate voltage compared with simulation results for heavily doped asymmetric DG MOSFET.




**Figure 7.** Drain current as a function of drain voltage for heavily doped asymmetric DG MOSFET with front gate voltage as the parameter. The mobility is fixed at  $0.1417 \text{ cm}^2/\text{V}\cdot\text{s}$  and only the velocity saturation effect is included.




**Figure 8.** Drain current as a function of drain voltage for lightly doped asymmetric DG MOSFET with front gate voltage as the parameter. The mobility is fixed at  $0.1417 \text{ cm}^2/\text{V}\cdot\text{s}$  and only the velocity saturation effect is included.


velocity saturation effects where it is evident that the saturation drain voltage as well as the effective current values increase for the lightly doped case. Finally, the effect of silicon thickness on the drain current is shown in figure 9 where it is observed that the channel length modulation effect is prominent in devices with high thickness. Here, the mobility is kept dependent on the velocity saturation, surface roughness scattering and ionized impurity scattering effects. A detailed analysis of this curve shows that at near saturation region, the current values are quite low in higher  $t_{Si}$  devices but as  $V_{ds}$  increases, the rate of increase of the drain current is much more due to a large increase in the channel length modulation effects in these devices.



**Figure 9.** Drain current as a function of drain voltage for heavily doped asymmetric DG MOSFET with front gate voltage as the parameter. The mobility is dependent on velocity saturation, ionized impurity scattering as well as on surface roughness scattering.



**Figure 11.** Drain current as a function of front gate voltage for heavily doped asymmetric DG MOSFET with drain voltage as the parameter at a constant back gate voltage for different front and back oxide thicknesses.



**Figure 10.** Drain current as a function of front gate voltage for heavily doped asymmetric DG MOSFET with drain voltage as the parameter at a constant back gate voltage for the same front and back oxide thickness. The mobility is dependent on velocity saturation, ionized impurity scattering as well as on surface roughness scattering.

Again as  $V_{ds}$  increases, the mobility degradation due to velocity saturation becomes dominant as evident from (16) and (17). But from the increased rate of current with drain voltage, it can be concluded that the channel length modulation is a dominant factor over mobility degradation by velocity saturations. The drain current for heavily doped channel is plotted in figures 10 and 11 for the same and different front and back oxide thickness at different front gate voltages

for different drain biases. It is observed that the increment of drain current is more significant in subthreshold region than in strong inversion region due to DIBL effect.

#### 4. Conclusion

In this work, it has been observed that channel doping does play an important role in the drain current modelling for short-channel double gate devices. A complete drain current model with mobility degradation due to various factors as well as channel length modulation has been proposed and verified with the simulated results from Sentaurus TCAD for a wide variation of doping concentrations, back gate voltages and other structural parameters. The model is efficiently able to capture all the  $I-V$  characteristics for all gate voltage ranges with a relative error percentage within 3–7%. The only disadvantage of the model is that the execution time is slightly higher due to its iterative technique which can be certainly improved by means of an efficient N-R algorithmic approach.

#### Acknowledgements

The authors would like to thank the Council of Scientific and Industrial Research and Department of Science and Technology, Govt. of India under SERC scheme for its financial assistance in carrying out research activities.

## References

- [1] F Balestra, S Cristoloveanu, M Benachir, J Brini and T Elewa, *IEEE Electron. Device Lett.* **EDL-8**, 410 (1987)
- [2] D Frank, S Laux and M Fischetti, *Monte Carlo simulation of a 30 nm dual-gate MOSFET: how far can silicon go?* 1992 IEDM Tech. Dig., p. 553
- [3] H-S P Wong, D J Frank and P M Solomon, *Device design considerations for double-gate, ground-plane, and single-gate ultra-thin SOI MOSFET's at the 25 nm gate length generation*, IEDM Tech. Dig. (1998)
- [4] J P Colinge, *Solid State Electron.* **48(6)**, 897 (2004)
- [5] Q Chen, K A Bowman, E M Harell and J D Meindl, *IEEE Circuits Devices Mag.* **19(1)**, 28 (2003)
- [6] An Analytic Solution of Channel Potential and Drain current for an Undoped Symmetric DG MOSFET using SiO<sub>2</sub> and high K gate dielectrics
- [7] H Mahmoodi, S Mukhopadhyay and K Roy, High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs, in *Proceedings of IEEE International SOI Conference*, 2004, pp. 67–68
- [8] J B Kuang, K Kim, C-T Chuang, H C Ngo, F H Gebara and K J Nowka, *IEEE Trans. Very Large Scale Integr. Syst.* **16(12)**, 1657 (2008)
- [9] S Mukhopadhyay, H Mahmoodi and K Roy, *IEEE Trans. Very Large Scale Integr. Syst.* **14(2)**, 183 (2006)
- [10] Weimin Zhang, Jerry G Fossum, Leo Mathew and Yang Du, *IEEE Trans. Electron Devices* **52(10)**, 2198 (2005)
- [11] M V R Reddy, D K Sharma, M B Patil and V R Rao, *IEEE Electron Device Lett.* **26(9)**, 664 (2005)
- [12] M Shrivastava, M Baghini, A B Sachid, D K Sarma and V R Rao, *IEEE Trans. Electron Devices* **55(11)**, 3274 (2008)
- [13] J R Brews, *Solid State Electron.* **21 (2)**, 345 (1978).
- [14] Y Taur, *IEEE Trans. Electron Devices* **48(12)**, 2861 (2001)
- [15] H Lu and Y Taur, *IEEE Trans. Electron Devices* **53(5)**, 1161, 1168 (2006)
- [16] K Suzuki, T Tanaka, Y Tosaka, H Horie and Y Arimoto, *IEEE Trans. Electron Devices* **40(12)**, 2326 (1993)
- [17] S-H Oh, D Monore and J M Hergenrother, *IEEE Electron. Device Lett.* **21(9)**, 445 (2000)
- [18] J P Colinge, J W Park and W Xiong, *IEEE Electron. Device Lett.* **24(8)**, 515 (2003)
- [19] O Moldovan, A Cerdeira, D Jiménez, J-P Raskin, V Kilchytska, D Flandre, N Collaert and B Iñiguez, *Solid State Electron.* **51(5)**, 655 (2007)
- [20] F Lime, B Iñiguez and O Moldovan, *IEEE Trans. Electron Devices* **55(6)**, 1441 (2008)
- [21] V Hariharan, J Vasi and V R Rao, *IEEE Trans. Electron Devices* **55(8)**, 2173 (2008)
- [22] F Liu, J He, J Zhang, Y Chen and M Chan, *IEEE Trans. Electron Devices* **55(12)**, 3494 (2008)
- [23] M Reyboz, O Rozeau, T Poiroux, P Martin and J Jomaah, *Solid-State Electron.* **50(1)**, 1276 (2006)
- [24] A Ortize-Conde and F J Garcia-Sanchez, *Solid-State Electron.* **50(11/12)**, 1796 (2006)
- [25] F Liu, J He, Y Fu, J Hu, W Bian, Y Song, X Zhang and M Chan, *IEEE Trans. Electron Devices* **55(3)**, 816 (2008)
- [26] J Zhang, L Zhang, J He and M Chan, *J. Appl. Phys.* **107**, 054507 (2010)
- [27] M Reyboz, P Martin, T Poiroux and O Rozeau, *Solid-State Electron.* **53**, 504 (2009)
- [28] A Dey, A Chakravorty, N Das Gupta and A Das Gupta, *IEEE Trans. Electron Devices* **55(12)**, 3442 (2008)
- [29] Pradipta Dutta, Binit Syamal, N Mohankumar and C K Sarkar, *Solid-State Electron.* **56(1)**, 148 (2011)
- [30] P Dutta, B Syamal, N Mohankumar and C K Sarkar, *Int. J. Numer. Model.: Electron. Netw. Devices Fields* **27(4)**, 682 (2014)
- [31] C C McAndrew, B K Bhattacharyya and O Wing, *IEEE Electron Device Lett.* **12(103)**, 565 (1991)
- [32] Y Taur and T H Ning, *Fundamentals of modern VLSI devices* (Cambridge University Press, Cambridge, 1998)
- [33] T Nishida and C-T Sah, *IEEE Trans. Electron Devices* **ED-34(2)**, 310 (1987).